While digital electronics has become entirely ubiquitous in today's world and appears in the limelight, analogue electronics is still playing a crucial role in many devices and applications. Current analogue circuits are mostly manufactured using silicon as active material, but the ever present demand for improved performance, new devices and flexible integration has -similar to their digital counterparts -pushed for research into alternative materials. In recent years two-dimensional materials have received considerable research interest, fitting their promising properties for future electronics. In this work we demonstrate an operational amplifier -a basic building block of analogue electronics -using a two-dimensional semiconductor, namely molybdenum disulfide, as active material. Our device is capable of stable operation with good performance, and we demonstrate its use in feedback circuits such as inverting amplifiers, integrators, log amplifiers, and transimpedance amplifiers.
dimensional (2D) materials, which due to their inherent thinness exhibit highly interesting properties in the electrical, optical and mechanical domain, have garnered a tremendous amount of research interest 5 . The semiconducting transition metal dichalcogenides (TMDs) in particular show great promise for future electronics. [6] [7] [8] [9] [10] [11] So far, however, most research regarding electronic devices using semiconducting 2D materials has been focused mainly on digital electronics, mostly limited to small circuits 12, 13 . Often devices are implemented purely for demonstration purposes of an underlying transistor architecture 14 and in part limited by a lack of large scale synthesis. During the recent years significant process has been achieved in high-quality large-scale growth of 2D materials 9, [15] [16] [17] [18] [19] [20] [21] and circuits no longer limited to small area exfoliated flakes are starting to emerge. [22] [23] [24] [25] [26] [27] The research invested in carbon nanotubes (CNTs) also focuses mainly on digital electronics 28, 29 and demonstrations of analogue electronic devices are only slowly beginning to appear 30 . The main challenge this technology is still facing is the efficient sorting of CNTs of same chirality, which is required to be very close to perfect to achieve high on/off ratios and consistent transistor performance 31 .
While graphene as well as MoS2 have shown considerable success in the implementation of RF circuits 2, 32 , traditional basic building blocks of analogue electronics have so far been lacking. One such basic building block is the operational amplifier (OPA). This kind of device with two inputs and one output, amplifies the difference in potential at the inputs with a very high gain factor already at zero frequency. What makes OPAs a fundamental building blocks in analogue electronics is their versatility. Using feedback circuits, mainly composed of simple elements like resistors or capacitors, the properties of the overall circuit like gain, frequency response, etc. are mostly depending only on the external components.
The properties of such circuits are only affected by variation in the performance of the OPA itself (for example due to tolerances and mismatch during manufacturing) to a minor degree. Using these feedback circuits, numerous functionalities can be implemented using the same OPA, ranging from simple amplifiers, to more complex systems like adders, integrators, differentiators, buffers, filters and many more. 33 From this point of view, OPAs are the crucial element toward the highly desirable and long-pursued goal of obtaining an all-2D materials based circuit, overcoming the actual limitation in many applications envisioned and already demonstrated by the 2D materials community, where, for example, sensors based on 2D materials are still interfaced with crucial components (e.g. for signal processing/treatment, buffering, etc.), externally supplied by traditional silicon-based devices. [34] [35] [36] [37] [38] 
Operational amplifier design and fabrication
Our device consists of bottom-gated n-channel field-effect transistors (FETs) that use 2D semiconducting MoS2 grown by chemical vapour deposition (see Methods and Supplementary Information, Figs. S1 and S2 for details about the growth and film itself) 39 , as schematically shown in Fig. 1a . The silicon wafer with dry oxide serves only as a carrier substrate and can in principle be replaced by any non-conductive rigid or flexible substrate.
All lithography steps are done by e-beam lithography. Gate, source and drain metal contacts are fabricated using an e-beam evaporation system. The gate dielectric, Al2O3, is deposited using atomic layer deposition (ALD), and definition of VIAs and MoS2 channels is done via wet-and dry-etching. A detailed summary of the fabrication process can be found in the 
V th technology. 41, 42 In contrast to silicon technology, which is fundamentally limited by thickness variations and dangling bonds when scaled down aggressively 8, 40 , this value is expected to improve with the ongoing developments of growth, transfer and general processing technologies for large scale 2D materials. Examples of such an improvement might be seen in improved dielectrics with EOT < 1 nm as recently demonstrated 43, 44 , more mature encapsulation techniques 45, 46 , or contact engineering for efficient current injection 47 .
The OPA circuit ( supplied from an integrated and self-compensated current source, we supply this current externally in order to allow for a simpler circuit design as well as device-by-device adjustment of the bias for optimal performance. This current source could also be replaced by an external resistor. The amplifier was designed for / = 13 dB, /// = 22 dB and /8 = 8 dB, resulting in a total gain of 9:9 = 43 dB. This yields the transistor parameters summarized in Tab. 1. (Fig. 2d) . This, however, again highlights the importance of uniformity of the underlying elements in complex circuits, as well as a more fault tolerant design usually employed in industrial manufacturing.
Operational amplifier performance
Electrical measurements to characterize the fabricated devices were performed in a vacuum probestation (~10 -6 mbar) to avoid influence of atmospheric adsorbates on transistor performance. The bias current was set using an external current source and adjusted for best The frequency response of the device was characterized using low-amplitude (100 mV peakto-peak) sine waves of varying frequency as input in differential-mode configuration and plotting gain and phase shift of the output with regard to the input (see Fig. 3b ). These measurements yield a maximum gain of 33 dB, rolling off at around 5 kHz, and a unity-gain transition frequency of T = 0.3 MHz. To avoid unwanted oscillation of the OPA in typical negative feedback circuits (as demonstrated later) the phase margin (i.e. the distance of the phase to 180° at 0 dB gain) should practically be 60° or larger. According to Fig. 2b this requirement is clearly not fulfilled, because each of the three stages in our circuit contributes 90° to the total phase shift. This, however, can be compensated by a technique called polesplitting, which decreases the phase at the cost of a slight reduction in gain. 51 In our device this is accomplished by employing an external capacitor B . Details and results of this compensation can be found in the Supplementary Information, Fig. S6 .
Analogue electronic circuits

Although the characterization is performed in open-loop circuits, in practical applications
OPAs are used in closed-loop configurations, where the output is fed back into the positive or negative input. The functionality of the circuit will then mostly be determined by the components within the feedback network instead of the actual performance of the OPA. In this work we demonstrate several feedback circuits commonly employed in electronicsinverting amplifier, integrator, logarithmic amplifier, and transimpedance amplifier (see Figs. 4a-d) . The feedback network is realized externally, using discrete components such as resistors, capacitors and diodes. 
Conclusion
In this work we demonstrated the design, fabrication and characterization of an OPA based on n-type enhancement-mode FETs using a 2D semiconductor (MoS2) as active material. In addition, we show the characterization of the underlying n-channel transistors of remarkably low variability, comparable to that achieved by silicon technology. This low variability marks a crucial point in our work, since any design and implementation of a larger, more complex circuit, such as an OPA, places stringent requirements on the uniformity of the constituent components. While the gain of the OPA is not as high as in commercial silicon devices, we show the applicability of our OPA in typical feedback circuits. We believe that a more fault tolerant design, improvements in processing and material quality, and, most importantly, the development of CMOS technology in 2D 
METHODS
CVD growth of MoS2
MoS2 was grown on c-plane sapphire substrates using a two-zone tube furnace. Powdered sulfur precursor (Sigma Aldrich) was evaporated at atmospheric pressure under constant argon flow at ~150°C. Downstream from the sulfur source the sapphire substrate was placed above the MoO3 powder (Sigma Aldrich) precursor which was evaporated at ~700°C. After a growth time of 10 minutes the furnace was left to cool down naturally and the finished substrate with grown film extracted.
Circuit design and modeling
Early stage circuit modeling and design was done using LTSpice employing a model fit to the data from single transistor measurements. Since no circuit model is available for transistors based on 2D materials, we resorted to the EKV model, which is solidly physically based and requires few 
Device fabrication
All lithography steps are done by e-beam lithography using a Raith e-line system and Allresist PMMA 679.004. Metal deposition is done in a Leybold e-beam evaporation system at a pressure < 3×10 -7 mbar. The first metal layer defines the gate electrodes (and parts of the routing) and consists of 3/25nm of Ti/Au. Afterwards the gate dielectric (30 nm, Al2O3) is deposited using atomic layer deposition from TMA and water at 200°C in which we subsequently use 30% KOH solution to wetetch VIAs in order to facilitate contact of bottom and top-metal where desired. The MoS2 film is lifted off the growth substrate by spinning of thick polystyrene (PS), and a short immersion in KOH which lifts off the polymer/MoS2 stack, which is then rinsed in DI-water. After drying at slightly elevated temperatures the film is transferred in a dry-air glovebox on the prebaked target substrate which is heated slowly from room temperature to ~150°C in order to soften the PS and facilitate proper contact of the film to the substrate. The PS is subsequently dissolved in toluene. We use Ar/SF6 plasma etching in an Oxford Cobra RIE system to define the actual transistor channels. In a final step we deposit 30 nm Au which defines the source and drain electrodes and finalizes the routing of the circuit.
Electrical measurements
All measurements were performed in a Lakeshore TTPX probestation at room temperature and in vacuum (~10 -6 mbar). Single transistor characterizations were performed using an HP 4155C semiconductor parameter analyzer. Complete device measurements used Keithley 2614B SMUs as power supply and biasing sources. Input and output voltages were supplied and measured by an Agilent 33220A function generator and a Keysight Infiniivision oscilloscope, respectively. Due to the high capacitive load imposed on the circuit by the measurement setup, the contacting-needle used to measure the output voltage was actively buffered to enable measurements at high frequencies. 
ACKNOWLEDGMENTS
